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Abstract - Ling Adder is an advanced architecture of Parallel prefix adders. Parallel Prefix adders are used for efficient
VLSI implementation of binary number additions. Ling architecture offers a faster carry computation stage compared to the
conventional parallel prefix adders. Ling adders help to reduce the complexity as well as the delay of the adder further. In
many computers and other kinds of processors, adders are used not only in the Arithmetic Logic Unit (ALUs), but also in
other parts of the processor. Thus the delay in adders has to be decreased as maximum as possible to make the system faster.
In particular, valency or the number of inputs to a single node is explored as a design parameter. High-valency Ling adders
have superior area x delay characteristics over previously reported Ling-based or non-Ling based adders for the same input
size. In DSP, even the multipliers require a large number of logic gates that consumes more area, power and delay. Hence,
the lookup table can be used for performing computation which requires less area. Therefore, APC and OMS are the two
techniques implemented in Lookup table so as to reduce the size to one-fourth of its conventional multiplier. This proposed
combination of both Lookup table Multiplier and Ling adder has a better area and delay measurement.
Keywords: Parallel prefix, Valency, ALU, factorization APC-OMS, Lookup table.

1. INTRODUCTION
In electronics, an adder is a combinational or
sequential logic element which computes the n-bit
sum of two numbers. The family of Ling adders is
particularly a fast adder and is designed using H.
Ling's equations and generally implemented in Bi
CMOS.
Binary addition is one of the fundamental
operations in electronic circuits. Many modern
circuits contain several adder units for applications
such as arithmetic logic unit, memory addressing and
program counter update. Thus, there is a considerable
interest to design higher speed and less complex
adder architectures. For the last few decades, several
adder architectures have been proposed to optimize
the adder delay, examples include ripple carry adder,
carry-look ahead adder, and parallel prefix adder.
The parallel prefix adder is one of the most
popular architectures and offers good compromise
among area, speed and power. This type of adder
implements a logic function to determine whether
each bit position generates the carry, propagates it or
kills it. Then these generate and propagate/not kill
functions are hierarchically combined to compute the
carry into each bit position forming a carry tree. The
final stage computes sum at every bit position using
exclusive or (XOR) gates.
2. HIGH PERFORMANCE ADDERS

propagate signals are pre computed. In a tree-based
adder, carries are generated in tree and fast
computation is obtained at the expense of increased
area and power. The main advantage of this design is
that the carry tree reduces the logic depth of the adder
by essentially generating the carries in parallel. The
parallel-prefix adder becomes more favorable in
terms of speed due to the O(log2n) delay through the
carry path compared to O(n) for the RCA. The
Kogge-Stone adder is widely used in highperformance 32-bit, 64-bit, and 128-bit adders as it
reduces the critical path to a great extent compared to
the ripple carry adder.
To find the carry out, the carry has to
propagate in the critical path to get minimum delay.
As far as carry is in the critical path, the adder works
faster. But as the number of bits increases, the
number of stages also increases which becomes
complicated for a designer to design. Hence we go for
some other advanced structures.
The logic used in the Kogge stone Adder is Carry
Look Ahead Adder which is also known in brief in
the next section.
Equations used in the structure
• Black cell
– g = gi + pi . g j
– p = pi . Pj
• Gray cell
– g = gi + pi . g j
• Buffer
g = gi & p = pi

1.1

Kogge Stone Adder
The Kogge-Stone adder is classified as a
parallel prefix adder since the generate and the
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–

Carry propagation in CLA
C1 = G0 + P 0.C0
C2 = G1 + P1. C1 = G1 + P1.G0 + P1.P0.C0
C3 = G2 + P2.G1 + P2.P1.G0 + P2.P1.P0.C0
C4 = G3 + P3.G2 + P3.P2.G1 + P3P2.P1.G0 +
P3P2.P1.P0.C0
Where, C1is the carry out of 1st stage, and propagated
to the next stage.
G and P are group generation and group propagation
respectively.
The disadvantage of CLA is that the carry logic block
gets very complicated for more than 4-bits. For that
reason, CLAs are usually implemented as 4-bit
modules and are used in a hierarchical structure to
realize adders that have multiples of 4-bits.
3. LING ADDER USING LADNER FISCHER
STRUCTURE
Fig 2.1: 16-bit Kogge Stone Adder

1.2 Carry Look Ahead Adder
To reduce the computation time, engineers
devised faster ways to add two binary numbers by
using carry-look ahead adders. They work by creating
two signals (P and G) for each bit position, based on
if a carry is propagated through from a less
significant bit position (at least one input is a '1'), a
carry is generated in that bit position (both inputs are
'1'), or if a carry is killed in that bit position (both
inputs are '0'). In most cases, P is simply the sum
output of a half-adder and G is the carry output of the
same adder. After P and G are generated the carries
for every bit position are created. Some advanced
carry-look ahead architectures are the Manchester
carry chain, Brent–Kung adder, and the Kogge–Stone
adder. The CLA Adder is able to generate carries
before the sum is produced using the propagate and
generate logic to make addition much faster.

Fig 2.2: 16-bit Carry Look Ahead Adder

–

The equations used in Carry look Ahead adder
to decrease the complexity
pi = ai bi
, gi= ai . bi
si = ai bi ci
 si = pi ci
c0 = ai . bi + pi . ci  c0 = gi + pi . ci
Where ‘pi’ is the carry propagation and
‘gi’ is the carry generation
‘ai and bi’ are the input bits
‘si and co’ are sum and carry of the last (output) stage

3.1 Parallel Prefix Adder
Prefix adders compute the carry from a group
of bits by hierarchically combining the carries from
subgroups forming a tree structure called carry tree.
The equation for computing the carry out from one
group of bits (0 to i−1), by combining the carry out
(group generate and not kill) from two subgroups
formed over bits i−1 to n and n−1 to 0 is given as
follows:
Ci= G0i−1 = Gni−1+−K in−1 • G0n−1
(1)
where 1 ≤ n ≤ i− 1, and G and K are group generate
and group kill signals, respectively.

Fig 3.1: Prefix operator with valency 2, 3 and 4

The number of stages to produce the carries is
equal to log2n (n is the width of the adder). Base is 2
as this is for valency-2 adder. This stage is formed by
implementing prefix cells which are called grey or
black prefix cells where the prefix operator is
implemented. The number of lines going into the dot
in the prefix cell determines the valency of the adder
as illustrated in Fig 3.1. Note that the prefix cell has
actually four inputs (two G’s and two K’s).
The sum, S = sn−1sn−2. . . s0, is calculated by
si= pi⊕ Ci= pi⊕ G0i−1
(2)
where ‘Ci’ is the carry in the bit position i,
which is the carry out of (i−1)th stage. Thus, in the
sum logic stage, the sum at each bit position can be
computed by implementing an XOR gate with one
input as bit level propagate at that bit position and the
second input as carry into that bit position.
The parallel prefix adder employs the 3-stage
structure of the CLA adder. The improvement is in
the carry generation stage which is the most intensive
one.
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Fig 3.2: Prefix Computation in 3 stages

Prefix: The outcome of the operation depends on the
initial inputs.
Parallel: Involves the execution of an operation in
parallel.
This is done by segmentation into smaller pieces that
are computed in parallel.
Ling Adder is a special kind of Carry LookAhead Adder. An Ex-OR gate is Replaced with an
OR gate which results in a much Cheaper operation.
Propagates hi instead of ci Where hi = ci + ci-1 This
approach is faster and less expensive.
Design Principle
The term pi is replaced with ti as follows:
pi = ai  bi and ti = ai + bi
where ti = pi + gi
ci = gi + ti . ci-1
= ti . (gi + ci-1)
where gi = ti . gi
= ti . (gi-1 + ti . ci-1 + ci-1)
= ti . (ci + ci-1)
= ti . hi
si = pi  c i-1 = pi  (ti-1 . hi-1)
Compared with normal CLA adder:
ci = gi + ci-1 ti
= gi + gi-1. ti + gi-2. ti-1. ti + … + ti . ti-1 . … . t0 . C-1
hi = gi + gi-1 + gi-2. ti-1 +… + ti-1 . ti-2 . … . t0 . h-1
Each product term in hi has one less “AND” gate
correspondingly.
3.2 Ladner Fischer
The 32-bit Ling Adder using Ladner Fischer
structure is depicted in the figure 3.3 by dividing it
into two blocks consisting 12-bit with the valency
2X3X2 and 20-bit with the valency 2X5X2.

The structure is divided into two parts 12-bit
and 20-bit to compute the carry faster and delay is
decreased further when compared to CLA, Kogge
Stone Adder. The power consumption is also
decreased when compared to previous adders as
shown in table 3.1.
Table 3.1 Delay and Power comparison among
different 32-bit Adders.
Adder(32-bit)
Delay(ns)
Power(W)
RCA
3.80
1.55
CLA
3.62
0.96
Ling Adder(with
3.272
0.625
H.Ling Eq’s)
Kogge Stone
3.192
0.444
Ling Adder with
3.132
0.349
Valency
4.LOOKUP TABLE MULTIPLIER
Digital signal processing can be defined as the
processing of digital information with minimum
noise. The computation in digital systems increases
with decreasing area size. Therefore, new approaches
are to be considered to optimize the size of memory
along with power consumption. Multiplication,
nothing but the repeated addition plays a vital role in
signal processing. Memory based computations are
more regular than the multiply and accumulate
structures and offer many advantages.
For optimizing lookup table in order to obtain
memory utilization different schemes are proposed.
They are Anti-Symmetric product coding scheme
(APC), Odd-Multiple Storage scheme (OMS).
The proposed LUT design involves the combination
of both the anti-symmetric product coding and the
odd multiple storage schemes.
4.1 Anti-Symmetric Product Coding Scheme
For any of the circuit provided we are storing those
values in a Memory array and reducing the storage
values and, retrieving the left over values. Therefore,
the total size reduces to half. Finally, instead of
storing all the input values only the first half are
stored and vice versa.

Fig 3.3: 32-bit Ling Adder using Ladner fischer structure
Fig4.1: Anti-symmetric product coding
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4.2 Odd Multiple Storage scheme
In an OMS scheme, only the odd multiple values are
stored. The addressed Apc values are re-addressed in
OMS using 4to3 Address Encoder. A memory
element (or) Memory array can be designed using a
3to8 decoder. Barrel Shifter is designed using 4to1
Multiplexers.

Table 4.2: Storage of values in APC approach

BLOCK DIAGRAM:

Finally, the proposed logic is implemented in Digital
signal Processing FIR filter. The multiplier section of
the filter circuits are implemented with the proposed
LUT based multiplier and the adder section is
implemented using Ling Adder.
Fig 4.2: Odd multiple storage block diagram

All the product values can be reset using NOR Cell.
Switching of the selected lines is controlled by the
control circuit.
Table 4.1: Storage of values in OMS approach

Fig 4.3: Filter design using Lut Multiplier and Ling Adder

5. SIMULATION RESULTS
Implementation of an LUT Multiplier in a 4tap
FIR filter

Fig 5.1: Simulation results of an APC-OMS Lookup table
based Multiplier
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other
computation
methods
and
requires
comparatively less time using Ling Adder for
processing, than the conventional multipliers and
therefore it can offer high speed operations and is
more suitable for High speed low level DSP
applications.

Simulation results for Ling Adder
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